



# ETSI/IQC Quantum Safe Cryptography Event

## Challenges of Deploying and Integrating PQC in Hyper- Scale IoTs in 5G and NextG

**Reza Azarderakhsh**



03/14/2023



# PQC for IoT in 5G: New Attack Surface

We need to act NOW

Retroactively Broken




No Security

No Security

Low **Classical** Security

High **Classical** Security


High **Classical and Quantum-safe** Security




**2030s**  
Large Quantum Computers

1980s	1990s	2000s	2010s	2020s
Latency N/A No Data	300 – 1,000 ms < 40 Kb/s	100 – 500 ms < 20 Mb/s	< 25 ms < 1 Gb/s	< 1 ms < 20 Gb/s
Analog Voice	Digital Voice	Wireless Internet	Mobile Broadband <u>Impact</u>	Massive Connection + IoTs <u>Impact</u>
<u>Impact</u> None	<u>Impact</u> ✓Text messages to and from remote machines	<u>Impact</u> ✓Video monitoring ✓Remote access to machines ✓Remote conditioning monitoring	✓Mobile technical services ✓Services via smartphones ✓Wireless networks	✓Autonomous logistics ✓Robots and autonomous machines ✓Assisted work ✓Wireless backhaul ✓Real-time data analytics ✓Carbon footprint management

# Emerging Wireless Communication



# Crypto-Agility & Multi-Stage Transition



## Hybrid:

- Classical and quantum security
- Backwards compatibility
- Continuous updates

“Crypto-Agility will be the Key to Managing Rapid Transitions in Security”



“Distribution Statement A – Approved for Public Release, Distribution Unlimited”

## Companies will need:



- Interoperability
- Diverse technical requirements
- Rapid update cycles

# Implementing hybrid/composite Sys.

## Hybrid Model






## Composite Model






# PQC Sizes

Algorithm	Secret Key Bytes	Public Key Bytes	Ciphertext/Signature Key Bytes
CRYSTALS-Kyber	1,632	800	768
CRYSTALS-Dilithium	2,528	1,312	2,420
FALCON	1,281	897	666
SPHINCS+	32	64	7,856
BIKE	281	1,541	1,573
Classic McEliece	6,492	261,120	128
HQC	2,289	2,249	4,481
XMSS	2,144	64	2,500
LMS	1,820	56	8,684

# No one-size-fits-all for Today's Devices



# IoT Devices with Crypto HW Accelerators



**nRF5280**  
Arm® Cortex™-M4  
@ 64 MHz  
Arm CryptoCell CC310  
HW Crypto Engine:  
AES, Hash, RSA/ ECC, etc.

**STM32L5xx**  
Arm® Cortex®-M33  
TrustZone®  
@ 110 MHz  
HW Crypto Engine:  
AES/ DES3, MD5/  
SHA/SHA2. RNG etc.

**CC2642R**  
ARM® Cortex® -M4F  
@ 48 MHz  
HW Crypto Engine:  
AES/ DES/ DES3, SHA2,  
RNG, RSA/ ECC, etc.


**EFM32**  
ARM Cortex-M4  
@ 40MHz  
HW Crypto Engine:  
AES, Hash, ECC, etc.

**LPC55S6x**  
Arm® Cortex®-M33  
TrustZone®  
@ 150 MHz  
HW Crypto Engine:  
AES, SHA2, RNG, etc.


**ATECC608A**  
Crypto Co-Processor  
HWCrypto Engine:  
AES, SHA2, ECDH,  
ECDSA etc.  
SCA protection




# PQSecure's Design Choices




(a) SW only design  
(e.g., ARM Cortex-M4)




(b) Custom Instructions design  
(e.g., ARM Cortex-M33)




(c) HW only design with  
ASIC or FPGA prototype



(d) HW/SW co-design with HW in ASIC/  
FPGA and SW in ARM Cortex-M4





(e) HW/SW RISC-V (or custom) with  
ASIC or FPGA



(f) HW only with RISC-V with ASIC or  
FPGA


# Integration into TLS



- Performance for both algorithms is the same as separate modules
- Combined module uses ~30% fewer resources

# TLS Integration to IoT: SW/HW Cellular


NRF9160 Cellular IoT LTE/M




“PQSecure Inside” embedded



LTE-M Results in MPS2+ (@25 MHz)



TLS 1.2 in mbedTLS



HW acceleration makes computations ~ x50 faster

# Questions?

Dr. Reza Azarderakhsh

[razarder@pqsecurity.com](mailto:razarder@pqsecurity.com)



@PQSecure



@PQSecure

[www.pqsecurity.com](http://www.pqsecurity.com)