



User Conference on Advanced Automated Testing

#### Parallel Boundary Scan & Programming testing solution. An application for PCB structural integrity evaluation.

#### **Raul IONEL**



16/11/2023

#### Content

Context - solution implementation.

Request from industry and solution guidelines.

Why Boundary Scan (IEEE 1149.1) Testing?

- Intro concepts;
- An evaluation vs. other testing methods.

The application.

- BST integration considerations;
- Deployment;
- Results.

ETSI

Conclusions and future work.





Acknowledgement - The authors are grateful to XJTAG (<u>xjtag.com</u>) and Alfa Test (<u>alfatest.ro</u>) for the support of the Design for Boundary Scan lecture/laboratory at the Politehnica University Timişoara.

Optimizing the Value of Automated Testing



### **Context - solution implementation**

#### Request from industry and solution guidelines.

#### Existing solution

- Request from one important industry partner acting in life & safety products development;
- Solution used for BST & Programming of a single product;
- Execution time of about 16min/UUT;
- Enclosed solution, only predefined user interaction available;
- Restricted support, or at least difficult to obtain;
- Further developments not possible.

ETSI



**Proposed solution** 

DUTs

Test Adapter

XJQUADs XJIsolators

#### Improved features

- Similar execution time for 8 UUTs;
- Improved test coverage;
- Configuration options for test scenarios;
- Performance analysis for session & overall execution;
- Opened to further developments;
- SNR validation, editable selection of test positions;
- 2 similar product types analyzed in the same hardware setup.



### UCAAT Why Boundary Scan (IEEE 1149.1) Testing? Intro concepts. **TRANSISTOR** Chip manufacturing technology 2-D evolution due to process shrink ര് COUNT PACKAGE COMPLEXITY Chip packaging technology Started with 1-D (DIL, QFP...) Moved to 2-D with BGA, CSP, WLP

Optimizing the Value of Automated Testing

**ETSI** 

TIME

## Why Boundary Scan (IEEE 1149.1) Testing?

Intro concepts.

**ETSI** 



IOTH

**#UCAAT** 

### Why Boundary Scan (IEEE 1149.1) Testing?

Intro concepts.

ETS

- BST minimizes access difficulties.
  - Test Access Port interface is 4/5 signals;
  - JTAG devices connect to form a chain;
  - Testing of non-JTAG devices (memory chips such as DDR, SRAM, SDRAM, FLASH, EEPROM, sensors, logic circuits, switches, oscillators, LEDs etc.).



NAME	RESULT	TIME
+ Check Chain Test	Passed	0.566
+ Connection Test	Passed	0.346
🛨 EEPROM Test U401	Passed	0.331
🛨 SRAM Test U400	Passed	0.072
+ FLASH Non Destructive Test U402	Passed	0.038
🛨 FLASH Test U402	Passed	8.486
+ ADC Test U5000	Passed	0.055
+ OSCILLATOR Test Y6000	Passed	0.165
+ LED Tests	Passed	4.576
🕂 Buzzer Test	Passed	4.581
+ ATMEGA Programming	Passed	28.940
TOTAL TIME		48.161

**#UCAA** 

**UCAAT** 

### Why Boundary Scan (IEEE 1149.1) Testing?



**#UCAAT** 

Intro concepts.

ETSI (((



Optimizing the Value of Automated Testing

### The application

#### BST integration considerations.

- Parallel testing of 8 UUTs;
- 2 x XJQuad JTAG Controllers;
- 8 x XJIsolators for galvanic isolation;
- UUT power supplied by the XJQuads;
- To ensure signal integrity cabling by twisted-pair, short wires & multiple GNDs;

 To ensure signal integrity - cabling by twisted-pair, short wires & multiple GNDs;

Test adapter included indication of PASS/FAIL message by LEDs.

ETSI





# 10th

#### BST integration considerations.



Test adapter for 8 UUTs.

**ETSI** 

A full PASS situation.

Combined PASS/FAIL situation.





**#UCAAT** 

#### Deployment.

ETS



ETS



**#UCAAT** 





**#UCAAT** 

#### Deployment.

ETS



#### **Optimizing the Value of Automated Testing**

**INCHIDE APLICATIA** 

### The application

#### Results.

**ETSI** 





**INCHIDE APLICATIA** 

ETSI



**#UCAAT** 

We teach this subject at the faculty of ETcTI (4<sup>th</sup> Year, Studies in English).





**#UCAAT** 

We teach this subject at the faculty of ETcTI (4<sup>th</sup> Year, Studies in English).



ETSI



**#UCAAT** 



#### **IEEE Explore Papers.**

ETS

9 Full

> Former student Andrei Burta – presenting an industry BST solution (ISETC2022 Conference).





Project deployment @ industry partner.

ETSI





Our BST educational activity @ ETcTI.

Acknowledgement - The authors are grateful to XJTAG (<u>xjtag.com</u>) and Alfa Test (<u>alfatest.ro</u>) for the support of the Design for Boundary Scan lecture/laboratory at the Politehnica University Timişoara.



**#UCAAT** 

### Any further questions? Raul IONEL

#### POLITEHNICA UNIVERSITY TIMIŞOARA Measurements and Optical Electronics Department e-mail: raul.ionel@upt.ro

